spi aenderungen

transcript

+# //  Questa Sim-64
+# //  Version 2019.4 linux_x86_64 Oct 15 2019
+# //
+# //  Copyright 1991-2019 Mentor Graphics Corporation
+# //  All Rights Reserved.
+# //
+# //  QuestaSim and its associated documentation contain trade
+# //  secrets and commercial or financial information that are the property of
+# //  Mentor Graphics Corporation and are privileged, confidential,
+# //  and exempt from disclosure under the Freedom of Information Act,
+# //  5 U.S.C. Section 552. Furthermore, this information
+# //  is prohibited from disclosure under the Trade Secrets Act,
+# //  18 U.S.C. Section 1905.
+# //

uebung_projekt/hdl_src/sv/fram.sv

     if(FRAM_go == 1) 
       clk_cntr <= clk_cntr + 1;
     
-    if(clk_cntr > 50 && FRAM_RW == 1'h1) begin
+    if(clk_cntr > 250 && FRAM_RW == 1'h1) begin
       b.spi_read <= FRAM_DATA_OUT[1:0];
       FRAM_go <= 1'h0;
       FRAM_RW <= 1'h0; 
       clk_cntr <= 0;
     end
-    else if(clk_cntr > 50 && FRAM_RW == 1'h0) begin
+    else if(clk_cntr > 250 && FRAM_RW == 1'h0) begin
       FRAM_go <= 1'h0;
       clk_cntr <= 0;
     end

uebung_projekt/simulationsscripts/wave.do

 add wave -noupdate -radix binary /top_tb/stim_clock_if/clk
 add wave -noupdate -radix binary /top_tb/t1/fpga_bus/clk
 add wave -noupdate -radix binary /top_tb/t1/fpga_bus/timer
-add wave -noupdate -radix binary /top_tb/t1/s/FRAM_Adr
+add wave -noupdate -radix hexadecimal /top_tb/t1/s/FRAM_Adr
 add wave -noupdate -radix binary /top_tb/t1/s/clk_cntr
-add wave -noupdate -radix binary /top_tb/t1/s/FRAM_DATA_IN
-add wave -noupdate -radix binary /top_tb/t1/s/FRAM_DATA_OUT
+add wave -noupdate -radix hexadecimal /top_tb/t1/s/FRAM_DATA_IN
+add wave -noupdate -radix hexadecimal /top_tb/t1/s/FRAM_DATA_OUT
 add wave -noupdate -radix binary /top_tb/t1/f/mosi
 add wave -noupdate -radix binary /top_tb/t1/f/sclk
+add wave -noupdate -radix binary /top_tb/t1/fpga_bus/spi_read
 TreeUpdate [SetDefaultTree]
 WaveRestoreCursors {{Cursor 1} {0 ns} 0}
 quietly wave cursor active 0

uebung_projekt/transcript

 # //  is prohibited from disclosure under the Trade Secrets Act,
 # //  18 U.S.C. Section 1905.
 # //
-do /users/ads1/muelleral82290/linux/Dokumente/esy_B/uebung_projekt/compilescripts/simulation/compile.tcl
+do /users/ads1/muelleral82290/linux/Dokumente/ESY1_Projekt_2023/uebung_projekt/compilescripts/simulation/compile.tcl
 # 
 # create workspace
+# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is muelleral82290@efiapps1.efi.fh-nuernberg.de.
+# ** Warning: (vlib-34) Library already exists at "work".
 # QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
 # vmap work ./work 
 # Modifying modelsim.ini
 # 
 #  Compile sv-Designfiles 
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:50 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/interface.sv 
 # -- Compiling interface led_if
 # -- Compiling interface dip_if
 # 
 # Top level modules:
 # 	--none--
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:50 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:50 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/stimuli.sv 
 # -- Compiling module stimuli
 # 
 # Top level modules:
 # 	stimuli
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:50 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:50 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/top_level.sv 
 # -- Compiling module top
 # -- Compiling interface bus
 # 
 # Top level modules:
 # 	top
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:50 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:50 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/top_tb.sv 
 # -- Compiling module top_tb
 # 
 # Top level modules:
 # 	top_tb
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:50 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:51 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/timer.sv 
 # -- Compiling module timer
 # 
 # Top level modules:
 # 	timer
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:51 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:51 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master_Control.sv 
 # -- Compiling module SPI_Master
 # 
 # Top level modules:
 # 	SPI_Master
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:51 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:51 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master.sv 
 # -- Compiling module SPI_Master_With_Single_CS
 # 
 # Top level modules:
 # 	SPI_Master_With_Single_CS
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:51 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:51 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/FRAM_Controller.sv 
 # -- Compiling module FRAM
 # 
 # Top level modules:
 # 	FRAM
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:51 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:51 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/fram.sv 
 # -- Compiling module spi
 # 
 # Top level modules:
 # 	spi
-# End time: 14:04:53 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:45:51 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # 
 #  Run Simulation 
 # vsim -cvg63 -voptargs=""+acc"" top_tb 
-# Start time: 14:04:53 on Jun 15,2023
+# Start time: 14:45:51 on Jun 15,2023
 # ** Note: (vsim-3812) Design is being optimized...
 # ** Note: (vopt-143) Recognized 1 FSM in module "SPI_Master_With_Single_CS(fast)".
 # Loading sv_std.std
 # Loading work.SPI_Master(fast)
 # Loading work.parallelport(fast)
 # Loading work.stimuli(fast)
-do /users/ads1/muelleral82290/linux/Dokumente/esy_B/uebung_projekt/compilescripts/simulation/compile.tcl
+do /users/ads1/muelleral82290/linux/Dokumente/ESY1_Projekt_2023/uebung_projekt/compilescripts/simulation/compile.tcl
 # 
 # create workspace
 # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is muelleral82290@efiapps1.efi.fh-nuernberg.de.
+# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is muelleral82290@efiapps1.efi.fh-nuernberg.de.
 # ** Warning: (vlib-34) Library already exists at "work".
 # QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
 # vmap work ./work 
 # 
 #  Compile sv-Designfiles 
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/interface.sv 
 # -- Compiling interface led_if
 # -- Compiling interface dip_if
 # 
 # Top level modules:
 # 	--none--
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/stimuli.sv 
 # -- Compiling module stimuli
 # 
 # Top level modules:
 # 	stimuli
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/top_level.sv 
 # -- Compiling module top
 # -- Compiling interface bus
 # 
 # Top level modules:
 # 	top
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/top_tb.sv 
 # -- Compiling module top_tb
 # 
 # Top level modules:
 # 	top_tb
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/timer.sv 
 # -- Compiling module timer
 # 
 # Top level modules:
 # 	timer
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master_Control.sv 
 # -- Compiling module SPI_Master
 # 
 # Top level modules:
 # 	SPI_Master
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master.sv 
 # -- Compiling module SPI_Master_With_Single_CS
 # 
 # Top level modules:
 # 	SPI_Master_With_Single_CS
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/FRAM_Controller.sv 
 # -- Compiling module FRAM
 # 
 # Top level modules:
 # 	FRAM
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:11:54 on Jun 15,2023
+# Start time: 14:48:17 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/fram.sv 
 # -- Compiling module spi
 # 
 # Top level modules:
 # 	spi
-# End time: 14:11:54 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:48:17 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # 
 #  Run Simulation 
-# End time: 14:11:55 on Jun 15,2023, Elapsed time: 0:07:02
-# Errors: 12, Warnings: 1
+# End time: 14:48:18 on Jun 15,2023, Elapsed time: 0:02:27
+# Errors: 3, Warnings: 2
 # vsim -cvg63 -voptargs=""+acc"" top_tb 
-# Start time: 14:11:55 on Jun 15,2023
+# Start time: 14:48:18 on Jun 15,2023
 # ** Note: (vsim-3813) Design is being optimized due to module recompilation...
 # Loading sv_std.std
 # Loading work.top_tb(fast)
 # Loading work.SPI_Master(fast)
 # Loading work.parallelport(fast)
 # Loading work.stimuli(fast)
-# Can't move the Now cursor.
-# Can't move the Now cursor.
 add wave -position insertpoint  \
-sim:/top_tb/t1/f/mosi
-do /users/ads1/muelleral82290/linux/Dokumente/esy_B/uebung_projekt/compilescripts/simulation/compile.tcl
-# 
-# create workspace
-# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is muelleral82290@efiapps1.efi.fh-nuernberg.de.
-# ** Warning: (vlib-34) Library already exists at "work".
-# QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
-# vmap work ./work 
-# Modifying modelsim.ini
-# 
-#  Compile sv-Designfiles 
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:00 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/interface.sv 
-# -- Compiling interface led_if
-# -- Compiling interface dip_if
-# -- Compiling interface fram_if
-# -- Compiling interface clock_if
-# 
-# Top level modules:
-# 	--none--
-# End time: 14:19:00 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:00 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/stimuli.sv 
-# -- Compiling module stimuli
-# 
-# Top level modules:
-# 	stimuli
-# End time: 14:19:00 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:00 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/top_level.sv 
-# -- Compiling module top
-# -- Compiling interface bus
-# -- Compiling module parallelport
-# -- Compiling module steuerung
-# 
-# Top level modules:
-# 	top
-# End time: 14:19:00 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:00 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/top_tb.sv 
-# -- Compiling module top_tb
-# 
-# Top level modules:
-# 	top_tb
-# End time: 14:19:00 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:00 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/timer.sv 
-# -- Compiling module timer
-# 
-# Top level modules:
-# 	timer
-# End time: 14:19:00 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:01 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master_Control.sv 
-# -- Compiling module SPI_Master
-# 
-# Top level modules:
-# 	SPI_Master
-# End time: 14:19:01 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:01 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master.sv 
-# -- Compiling module SPI_Master_With_Single_CS
-# 
-# Top level modules:
-# 	SPI_Master_With_Single_CS
-# End time: 14:19:01 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:01 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/FRAM_Controller.sv 
-# -- Compiling module FRAM
-# 
-# Top level modules:
-# 	FRAM
-# End time: 14:19:01 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:19:01 on Jun 15,2023
-# vlog -reportprogress 300 -work work ./hdl_src/sv/fram.sv 
-# -- Compiling module spi
-# 
-# Top level modules:
-# 	spi
-# End time: 14:19:01 on Jun 15,2023, Elapsed time: 0:00:00
-# Errors: 0, Warnings: 0
-# 
-#  Run Simulation 
-# End time: 14:19:01 on Jun 15,2023, Elapsed time: 0:07:06
-# Errors: 12, Warnings: 1
-# vsim -cvg63 -voptargs=""+acc"" top_tb 
-# Start time: 14:19:01 on Jun 15,2023
-# ** Note: (vsim-8009) Loading existing optimized design _opt
-# Loading sv_std.std
-# Loading work.top_tb(fast)
-# Loading work.led_if(fast)
-# Loading work.dip_if(fast)
-# Loading work.fram_if(fast)
-# Loading work.clock_if(fast)
-# Loading work.top(fast)
-# Loading work.bus(fast)
-# Loading work.timer(fast)
-# Loading work.steuerung(fast)
-# Loading work.spi(fast)
-# Loading work.FRAM(fast)
-# Loading work.SPI_Master_With_Single_CS(fast)
-# Loading work.SPI_Master(fast)
-# Loading work.parallelport(fast)
-# Loading work.stimuli(fast)
-do /users/ads1/muelleral82290/linux/Dokumente/esy_B/uebung_projekt/compilescripts/simulation/compile.tcl
+sim:/top_tb/t1/fpga_bus/spi_read
+do /users/ads1/muelleral82290/linux/Dokumente/ESY1_Projekt_2023/uebung_projekt/compilescripts/simulation/compile.tcl
 # 
 # create workspace
 # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is muelleral82290@efiapps1.efi.fh-nuernberg.de.
+# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is muelleral82290@efiapps1.efi.fh-nuernberg.de.
 # ** Warning: (vlib-34) Library already exists at "work".
 # QuestaSim-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
 # vmap work ./work 
 # 
 #  Compile sv-Designfiles 
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/interface.sv 
 # -- Compiling interface led_if
 # -- Compiling interface dip_if
 # 
 # Top level modules:
 # 	--none--
-# End time: 14:22:07 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/stimuli.sv 
 # -- Compiling module stimuli
 # 
 # Top level modules:
 # 	stimuli
-# End time: 14:22:07 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/top_level.sv 
 # -- Compiling module top
 # -- Compiling interface bus
 # 
 # Top level modules:
 # 	top
-# End time: 14:22:07 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/top_tb.sv 
 # -- Compiling module top_tb
 # 
 # Top level modules:
 # 	top_tb
-# End time: 14:22:07 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/timer.sv 
 # -- Compiling module timer
 # 
 # Top level modules:
 # 	timer
-# End time: 14:22:07 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master_Control.sv 
 # -- Compiling module SPI_Master
 # 
 # Top level modules:
 # 	SPI_Master
-# End time: 14:22:07 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/SPI_Master.sv 
 # -- Compiling module SPI_Master_With_Single_CS
 # 
 # Top level modules:
 # 	SPI_Master_With_Single_CS
-# End time: 14:22:07 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:07 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/FRAM_Controller.sv 
 # -- Compiling module FRAM
 # 
 # Top level modules:
 # 	FRAM
-# End time: 14:22:08 on Jun 15,2023, Elapsed time: 0:00:01
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
-# Start time: 14:22:08 on Jun 15,2023
+# Start time: 14:51:02 on Jun 15,2023
 # vlog -reportprogress 300 -work work ./hdl_src/sv/fram.sv 
 # -- Compiling module spi
 # 
 # Top level modules:
 # 	spi
-# End time: 14:22:08 on Jun 15,2023, Elapsed time: 0:00:00
+# End time: 14:51:02 on Jun 15,2023, Elapsed time: 0:00:00
 # Errors: 0, Warnings: 0
 # 
 #  Run Simulation 
-# End time: 14:22:08 on Jun 15,2023, Elapsed time: 0:03:07
-# Errors: 5, Warnings: 1
+# End time: 14:51:07 on Jun 15,2023, Elapsed time: 0:02:49
+# Errors: 1, Warnings: 2
 # vsim -cvg63 -voptargs=""+acc"" top_tb 
-# Start time: 14:22:08 on Jun 15,2023
-# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
+# Start time: 14:51:07 on Jun 15,2023
+# ** Note: (vsim-8009) Loading existing optimized design _opt1
 # Loading sv_std.std
 # Loading work.top_tb(fast)
 # Loading work.led_if(fast)
 # Loading work.SPI_Master(fast)
 # Loading work.parallelport(fast)
 # Loading work.stimuli(fast)
+# End time: 14:52:23 on Jun 15,2023, Elapsed time: 0:01:16
+# Errors: 3, Warnings: 0

uebung_projekt/work/_info

 cModel Technology
 Z0 d/users/ads1/muelleral82290/linux/Dokumente/esy_B/uebung_projekt
 T_opt
-Z1 !s110 1686831728
+!s110 1686831728
 V2L38BN@acDd:OB=HL_FC32
-04 6 4 work top_tb fast 0
+Z1 04 6 4 work top_tb fast 0
 =1-005056b42dc6-648b0270-7d119-559d
-o-quiet -auto_acc_if_foreign -work work +acc
-Z2 tCvgOpt 0
+Z2 o-quiet -auto_acc_if_foreign -work work +acc
+Z3 tCvgOpt 0
 n@_opt
-OL;O;2019.4;69
+Z4 OL;O;2019.4;69
+R0
+T_opt1
+!s110 1686833298
+V4N01Y?dc<]WhdSf73Ue?91
+R1
+=1-005056b42dc6-648b0892-563db-611e
+R2
+R3
+n@_opt1
+R4
+R0
 Ybus
-Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
-Z4 !s110 1686831727
+Z5 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
+Z6 !s110 1686833462
 !i10b 1
 !s100 T;581z6K]3OXG=KOJdK4G2
 !s11b Dj[TOJX9onk[mCamXbz9c3
 I<3_5F:_4Ri@f;?1:3BJf=2
-Z5 VDg1SIo80bB@j0V0VzS_@n1
+Z7 VDg1SIo80bB@j0V0VzS_@n1
 S1
-R0
-Z6 w1686830281
-Z7 8./hdl_src/sv/top_level.sv
-Z8 F./hdl_src/sv/top_level.sv
+Z8 d/users/ads1/muelleral82290/linux/Dokumente/ESY1_Projekt_2023/uebung_projekt
+Z9 w1686832439
+Z10 8./hdl_src/sv/top_level.sv
+Z11 F./hdl_src/sv/top_level.sv
 !i122 -1
 L0 15
-Z9 OL;L;2019.4;69
+Z12 OL;L;2019.4;69
 r1
 !s85 0
 31
-Z10 !s108 1686831727.000000
-Z11 !s107 ./hdl_src/sv/top_level.sv|
-Z12 !s90 -reportprogress|300|-work|work|./hdl_src/sv/top_level.sv|
+Z13 !s108 1686833462.000000
+Z14 !s107 ./hdl_src/sv/top_level.sv|
+Z15 !s90 -reportprogress|300|-work|work|./hdl_src/sv/top_level.sv|
 !i113 0
-Z13 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
-R2
-Yclock_if
+Z16 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
 R3
-R4
+Yclock_if
+R5
+R6
 !i10b 1
-!s100 iND9Vz2l5W=c=U<U<OKbg0
+!s100 heLOC37I>@m@mlh@>YnK82
 !s11b oJPC4U0:1B^QG:cZC>8A:1
-IOQJeZ`mU<Z1m4K_[FIhfS2
-R5
+IzF198zIQF2djPZ;867:>83
+R7
 S1
-R0
-Z14 w1686314964
-Z15 8./hdl_src/sv/interface.sv
-Z16 F./hdl_src/sv/interface.sv
+R8
+Z17 w1686832912
+Z18 8./hdl_src/sv/interface.sv
+Z19 F./hdl_src/sv/interface.sv
 !i122 -1
-L0 60
-R9
+L0 61
+R12
 r1
 !s85 0
 31
-R10
-Z17 !s107 ./hdl_src/sv/interface.sv|
-Z18 !s90 -reportprogress|300|-work|work|./hdl_src/sv/interface.sv|
-!i113 0
 R13
-R2
-Ydip_if
+Z20 !s107 ./hdl_src/sv/interface.sv|
+Z21 !s90 -reportprogress|300|-work|work|./hdl_src/sv/interface.sv|
+!i113 0
+R16
 R3
-R4
+Ydip_if
+R5
+R6
 !i10b 1
-!s100 lPioFG@0T7j3gKFQYYe8W0
+!s100 <PVf]bVPeKdaLDk`m:i?Y0
 !s11b @Hfo8VJnf;PXXPSgXE44V1
-I@=49][3E;]nafb=5@ka:a0
-R5
+I@P@no8JU[7ajE4d1Y<M;E2
+R7
 S1
-R0
-R14
-R15
-R16
+R8
+R17
+R18
+R19
 !i122 -1
-L0 33
-R9
+Z22 L0 34
+R12
 r1
 !s85 0
 31
-R10
-R17
-R18
-!i113 0
 R13
-R2
-vFRAM
+R20
+R21
+!i113 0
+R16
 R3
-R1
+vFRAM
+R5
+R6
 !i10b 1
 !s100 6GgRzC`3J8EKCo2KAh]SA3
 !s11b 48o?`kIzT=WRNj@`=ICgH0
 Id_KQzKR^jG]NNATEeL[F]1
-R5
+R7
 S1
-R0
-w1686826733
+R8
+R9
 8./hdl_src/sv/FRAM_Controller.sv
 F./hdl_src/sv/FRAM_Controller.sv
 !i122 -1
 L0 1
-R9
+R12
 r1
 !s85 0
 31
-R10
+R13
 !s107 ./hdl_src/sv/FRAM_Controller.sv|
 !s90 -reportprogress|300|-work|work|./hdl_src/sv/FRAM_Controller.sv|
 !i113 0
-R13
-R2
+R16
+R3
 n@f@r@a@m
 Yfram_if
-R3
-R4
+R5
+R6
 !i10b 1
-!s100 FG9WSXZ0h`ZNCKFUfVEI;0
+!s100 ;Pz<e0OVOd241SzfjUmAh0
 !s11b TH@FFRQ[NJF5WXda=V[<H1
-IM[7bzae]_QlkaTl;QldDo3
-R5
+Il7_QcI82L^C5SjV==1o`V1
+R7
 S1
-R0
-R14
-R15
-R16
+R8
+R17
+R18
+R19
 !i122 -1
-L0 47
-R9
+L0 48
+R12
 r1
 !s85 0
 31
-R10
-R17
-R18
-!i113 0
 R13
-R2
-Yled_if
+R20
+R21
+!i113 0
+R16
 R3
-R4
-!i10b 1
-!s100 NHE2==?Gh0C?o>9[W_4_O1
-!s11b djVBMKk[@Wh5FXIDGlUF[2
-I`agi[9j3c9e5gcFWSVSH51
+Yled_if
 R5
+R6
+!i10b 1
+!s100 AW>Ho3QlAW4UmzOWF^R8D3
+!s11b JgIFT<E122eWGg7n1X`z=3
+IlJ8kZ^KF?8@@UY4nOo0OX2
+R7
 S1
-R0
-R14
-R15
-R16
+R8
+R17
+R18
+R19
 !i122 -1
 L0 21
-R9
+R12
 r1
 !s85 0
 31
-R10
-R17
-R18
-!i113 0
 R13
-R2
-vparallelport
+R20
+R21
+!i113 0
+R16
 R3
-R4
+vparallelport
+R5
+R6
 !i10b 1
 !s100 Oh9lLSH=`_Q:=@41ZzlcY2
 !s11b k21ML[34E18n]@g]EG:g02
 I;1_EJNiVm[nDB?57=nXOD3
-R5
-S1
-R0
-R6
 R7
+S1
 R8
+R9
+R10
+R11
 !i122 -1
 L0 30
-R9
+R12
 r1
 !s85 0
 31
-R10
-R11
-R12
-!i113 0
 R13
-R2
-vspi
+R14
+R15
+!i113 0
+R16
 R3
-R1
-!i10b 1
-!s100 FWg;A^hM6Xk;TFJMgza]m2
-!s11b NBC7eT]a7]iC:n6DXhW[e0
-Ilbh>SdZV4bSDzE22EQIiC3
+vspi
 R5
+R6
+!i10b 1
+!s100 GPbXMO8=ajXa5d]lGaVmH2
+!s11b <niOgj]Bz2TKD=0Y:F^jW2
+IJ^b4_ZQUY=Ddi7N>AgHIb1
+R7
 S1
-R0
-w1686830667
+R8
+w1686833271
 8./hdl_src/sv/fram.sv
 F./hdl_src/sv/fram.sv
 !i122 -1
 L0 4
-R9
+R12
 r1
 !s85 0
 31
-!s108 1686831728.000000
+R13
 !s107 ./hdl_src/sv/fram.sv|
 !s90 -reportprogress|300|-work|work|./hdl_src/sv/fram.sv|
 !i113 0
-R13
-R2
-vSPI_Master
+R16
 R3
-R4
+vSPI_Master
+R5
+R6
 !i10b 1
 !s100 LNaIK]EJb:HMhCL_bcUOT2
 !s11b RZ[UYHW;Fa4LhmckzB[<X2
 IFYo`G3DmU9[M^WeGMdfi73
-R5
+R7
 S1
-R0
-w1686826806
+R8
+R9
 8./hdl_src/sv/SPI_Master_Control.sv
 F./hdl_src/sv/SPI_Master_Control.sv
 !i122 -1
-Z19 L0 34
-R9
+R22
+R12
 r1
 !s85 0
 31
-R10
+R13
 !s107 ./hdl_src/sv/SPI_Master_Control.sv|
 !s90 -reportprogress|300|-work|work|./hdl_src/sv/SPI_Master_Control.sv|
 !i113 0
-R13
-R2
+R16
+R3
 n@s@p@i_@master
 vSPI_Master_With_Single_CS
-R3
-R4
+R5
+R6
 !i10b 1
 !s100 15??SlXF;4=1UHZHFcb4D2
 !s11b iXFhD1[A]RQ:BgzgT;=fY3
 ID5Z=T=j@LdzO_?_@1UFZC3
-R5
+R7
 S1
-R0
-w1686826875
+R8
+R9
 8./hdl_src/sv/SPI_Master.sv
 F./hdl_src/sv/SPI_Master.sv
 !i122 -1
-Z20 L0 38
-R9
+Z23 L0 38
+R12
 r1
 !s85 0
 31
-R10
+R13
 !s107 ./hdl_src/sv/SPI_Master.sv|
 !s90 -reportprogress|300|-work|work|./hdl_src/sv/SPI_Master.sv|
 !i113 0
-R13
-R2
+R16
+R3
 n@s@p@i_@master_@with_@single_@c@s
 vsteuerung
-R3
-R4
+R5
+R6
 !i10b 1
 !s100 >DGbebG_Mk0W]hI8XCQ?k0
 !s11b WKleG=JcKL4FgO@TP[IO[1
 IE`WCa5G2QlghM9EX[<1dS3
-R5
-S1
-R0
-R6
 R7
+S1
 R8
-!i122 -1
-R20
 R9
-r1
-!s85 0
-31
 R10
 R11
+!i122 -1
+R23
 R12
-!i113 0
+r1
+!s85 0
+31
 R13
-R2
-vstimuli
+R14
+R15
+!i113 0
+R16
 R3
-R4
+vstimuli
+R5
+R6
 !i10b 1
 !s100 ?c<R_8azXOe4?MR6PN9lb1
 !s11b f7UOC6iFO:78SRcz4Ojgc1
 IFCieJ4l88EVc2aVF84efc1
-R5
+R7
 S1
-R0
-w1686831722
+R8
+R9
 8./hdl_src/sv/stimuli.sv
 F./hdl_src/sv/stimuli.sv
 !i122 -1
 L0 37
-R9
+R12
 r1
 !s85 0
 31
-R10
+R13
 !s107 ./hdl_src/sv/stimuli.sv|
 !s90 -reportprogress|300|-work|work|./hdl_src/sv/stimuli.sv|
 !i113 0
-R13
-R2
-vtimer
+R16
 R3
-R4
+vtimer
+R5
+R6
 !i10b 1
 !s100 ^LgdMGMo^z_E<7OKUmDz:0
 !s11b [5XV:J9W^QFe>5GG;9B8k3
 IEenLI0W00diXD61Ele2;U0
-R5
+R7
 S1
-R0
-w1686831703
+R8
+R9
 8./hdl_src/sv/timer.sv
 F./hdl_src/sv/timer.sv
 !i122 -1
 L0 19
-R9
+R12
 r1
 !s85 0
 31
-R10
+R13
 !s107 ./hdl_src/sv/timer.sv|
 !s90 -reportprogress|300|-work|work|./hdl_src/sv/timer.sv|
 !i113 0
-R13
-R2
-vtop
+R16
 R3
-R4
+vtop
+R5
+R6
 !i10b 1
 !s100 6?3aiGY1NTOnA[jU;ZnEa3
 !s11b =zPVnM;Zm1L1Ig2finB;E2
 I^g60QFGiK:2<OB;dYJIk23
-R5
-S1
-R0
-R6
 R7
+S1
 R8
+R9
+R10
+R11
 !i122 -1
 L0 2
-R9
+R12
 r1
 !s85 0
 31
-R10
-R11
-R12
-!i113 0
 R13
-R2
-vtop_tb
+R14
+R15
+!i113 0
+R16
 R3
-R4
+vtop_tb
+R5
+R6
 !i10b 1
 !s100 MLz@z6Rj=WV;42>b=KZhX2
 !s11b jcE]a:O3cJ<=CdGZ:MgQ62
 IbRb[2DAWSb2IUOHB[hFz:2
-R5
+R7
 S1
-R0
-w1686315659
+R8
+R9
 8./hdl_src/sv/top_tb.sv
 F./hdl_src/sv/top_tb.sv
 !i122 -1
-R19
-R9
+R22
+R12
 r1
 !s85 0
 31
-R10
+R13
 !s107 ./hdl_src/sv/top_tb.sv|
 !s90 -reportprogress|300|-work|work|./hdl_src/sv/top_tb.sv|
 !i113 0
-R13
-R2
+R16
+R3