schmidtsi76327
/
ESY1A_B_Seminararbeiten
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
12 Commits
1 Branch
Branch: master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'master'
${ noResults }
ESY1A_B_Seminararbeiten/4-bit-counter-cocotb/.gitignore

.gitignore 145B
Raw Permalink Normal View History

added and changed gitignores
3 years ago
​
​
​
​
​
​
​
​
​
​
​
​
​
​
 123456789101112131415 
  1. __pycache__/

  2. .vscode/

  3. 

  4. tests/__pycache__/

  5. tests/sim_build/

  6. 

  7. tests/results.xml

  8. tests/*.swp

  9. tests/*.vcd

  10. tests/*.lxt

  11. 

  12. *.swp

  13. *.vcd

  14. *.lxt

  15. results.xml