stammfe87185/FPGA_Projekt_Regler
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
8 Commits 2 Branches 0 Tags
6efd53e94ac78f7c73871191d037df593c391619
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
stammfe87185 6efd53e94a Kommentare ergänzt
2022-05-23 20:31:55 +02:00
StreckenSim_mitRegler
Kommentare ergänzt
2022-05-23 20:31:55 +02:00
.gitignore
Initial commit
2022-05-13 09:21:45 +00:00
README.md
Initial commit
2022-05-13 09:21:45 +00:00

README.md

FPGA_Projekt_Regler

Reference in New Issue View Git Blame Copy Permalink
S
Description
No description provided
Readme
108 MiB
Languages
VHDL 59.5%
C 13.4%
PureBasic 13%
Verilog 5.7%
Tcl 4.4%
Other 3.9%