schmidtsi76327
/
ESY1A_B_Seminararbeiten
Watch 1
Star 0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Verwendeter Programmcode in Studienarbeit für ESY1B zum Thema "Verifikation mit SystemVerilog und Python"
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
12 Commits
1 Branch
Branch: master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'master'
${ noResults }
ESY1A_B_Seminararbeiten/4-bit-counter-myhdl/.gitignore

.gitignore 47B
Raw Permalink Normal View History

added and changed gitignores
3 years ago
​
​
​
​
​
changed gitignore
3 years ago
 1234567 
  1. __pycache__/

  2. .vscode/

  3. 

  4. *.swp

  5. *.vcd

  6. *.lxt

  7. *.vvp