I hate git

Source_Ampel/rgb_led_top.sv

@@ -3,8 +3,6 @@ input wire clk12M,
 input wire rst,
 input wire [7:0] data_input,
 input wire data_valid,
-output reg REDn,
-output reg GRNn,
 output reg RED,
 output reg GRN,
 output reg alarm
@@ -12,7 +10,8 @@ output reg alarm
 
 wire red_pwm;
 wire grn_pwm;
-
+reg REDn;
+reg GRNn;
 defparam U1.on_hi 			= 2'b10;
 defparam U1.on_lo 			= 2'b01;
 defparam U1.off   			= 2'b00; 

Top/Top.sv

@@ -1,9 +1,15 @@
 `include "../spi_interface.v"
 `include "../fsm/Fsm.sv"
 `include "../Bus_if/Bus_if.sv"
+`include "../timer_port/timer_top.sv"
 
 module Top(
-    input wire clk
+    input wire clk,
+    input wire rst,
+    input wire endOfConv,
+    output wire LEDg,
+    output wire LEDr,
+    output wire AlarmAmpel
 );
     // Bus (Interface)
     Bus_if bus(.clk(clk));
@@ -19,8 +25,33 @@ module Top(
         .outTimerEN(bus.TimerEN)
     );
     // Parallelport
+    parallelport parallelport1 (
+        .inClk(clk),
+        .inTimerMeas(bus.TimerMeas),
+        .inEndOfConv(endOfConv),
+        .inData(bus.Data),
+        .outDataValid(bus.DataValid),
+        .outData(bus.Data)
+    );
     // FRAM-Controller
     // Timer
+    timer timer1 (
+        .inClk(clk),
+        .inTaste(bus.Taste),
+        .inEN(bus.TimerEN),
+        .outReadTemp(bus.ReadTemp),
+        .outTasteAktiv(bus.TasteAktiv)
+    );
     // Ampelsteuerung
+    led_top ampelsteuerung (
+        .clk12M(clk),
+        .rst(rst),
+        .data_input(bus.Data),
+        .data_valid(bus.DataValid),
+        .RED(LEDr),
+        .GRN(LEDg),
+        .alarm(bus.AlarmAmpel)
+    );
 
+    assign AlarmAmpel = bus.AlarmAmpel;  
 endmodule

spi_interface_radiant/spi_interface.v

@@ -5,6 +5,45 @@
     Soft IP Version: 1.0.0
     2022 05 31 12:27:15
 *******************************************************************************/
+
+/*******************************************************************************
+    SPI Interface Ports
+    trying to follow instructions from:
+    https://www.chipverify.com/systemverilog/systemverilog-interface
+*******************************************************************************/
+interface spi_interface_ports (input clk);
+// Connection to BUS side (internal)
+  // Inputs from BUS
+  logic sb_clk_i;			// Clock
+  logic sb_stb_i;			// Chip Select from FRAM-Controller who is SPI-Master
+  logic sb_wr_i;			// Write/Read from FRAM-Controller
+  logic sb_adr_i[7:0];		// Adddress from FRAM-Controller
+  logic sb_dat_i[7:0];		// Data in from FRAM-Controller
+  // Outputs to BUS
+  logic sb_dat_o[7:0];		// Data out to FRAM-Controller
+  logic sb_ack_o;			// ACK to FRAM-Controller
+  
+// Connection to SPI side (external)
+  logic spi1_mosi_io;		// MasterOutSlaveIn --> Master to Slave
+  logic spi1_miso_io;		// MasterInSlaveOut --> Slave to Master
+  logic spi1_mcs_n_o[3:0];	// MasterChipSelect --> Master selects Slave
+  logic spi1_sck_io;		// Clock for SPI-Slave
+  
+  // MODPORT form BUS perspective (internal)
+  // modport output from BUS (internal)
+  modport BUS (output sb_clk_i, sb_stb_i, sb_wr_i, sb_adr_i[7:0], sb_dat_i[7:0], spi1_miso_io);
+  // modport input to BUS (internal)
+  modport BUS (input sb_dat_o[7:0], sb_ack_o, spi1_mosi_io, spi1_mcs_n_o[3:0], spi_sck_io);
+  
+  // MODPORT from SPI perspective (external)
+  // modport output from SPI (external)
+  modport SPI (output spi1_miso_io);
+  // modport input to SPI (external)
+  modport SPI (input spi1_mosi_io, spi1_mcs_n_o[3:0], spi_sck_io);
+
+endinterface
+
+
 /*******************************************************************************
     Wrapper Module generated per user settings.
 *******************************************************************************/