@@ -1,4 +1,4 @@ | |||
version:1 | |||
57656254616c6b5472616e736d697373696f6e417474656d70746564:13 | |||
6d6f64655f636f756e7465727c4755494d6f6465:20 | |||
6d6f64655f636f756e7465727c4755494d6f6465:23 | |||
eof: |
@@ -38,7 +38,7 @@ version:1 | |||
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f74696d696e675f64726976656e:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 | |||
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 | |||
73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d64656275675f6c6f67:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00 | |||
73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a343573:00:00 | |||
73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:313237352e3835324d42:00:00 | |||
73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:31342e3233344d42:00:00 | |||
eof:493541806 | |||
73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a333973:00:00 | |||
73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:313237342e3339314d42:00:00 | |||
73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:31332e3933344d42:00:00 | |||
eof:446781170 |
@@ -3,10 +3,10 @@ | |||
<!--The data in this file is primarily intended for consumption by Xilinx tools. | |||
The structure and the elements are likely to change over the next few releases. | |||
This means code written to parse this file will need to be revisited each subsequent release.--> | |||
<application name="pa" timeStamp="Tue Mar 29 11:10:24 2022"> | |||
<application name="pa" timeStamp="Fri May 13 12:18:35 2022"> | |||
<section name="Project Information" visible="false"> | |||
<property name="ProjectID" value="dccfc252ab414e90be4483ade2e76042" type="ProjectID"/> | |||
<property name="ProjectIteration" value="24" type="ProjectIteration"/> | |||
<property name="ProjectIteration" value="27" type="ProjectIteration"/> | |||
</section> | |||
<section name="PlanAhead Usage" visible="true"> | |||
<item name="Project Data"> |
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="synth_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="impl_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="synth_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="impl_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="synth_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="impl_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="synth_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -0,0 +1,9 @@ | |||
<?xml version="1.0"?> | |||
<Runs Version="1" Minor="0"> | |||
<Run Id="synth_1" LaunchDir="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/> | |||
<Parameters> | |||
<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/> | |||
<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/> | |||
</Parameters> | |||
</Runs> | |||
@@ -1,3 +1,3 @@ | |||
set_property SRC_FILE_INFO {cfile:C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc rfile:../../../Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc id:1} [current_design] | |||
set_property SRC_FILE_INFO {cfile:C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc rfile:../../../Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc id:1} [current_design] | |||
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design] | |||
set_property -dict { PACKAGE_PIN H16 IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L13P_T2_MRCC_35 Sch=sysclk |
@@ -1,5 +1,5 @@ | |||
<?xml version="1.0"?> | |||
<ProcessHandle Version="1" Minor="0"> | |||
<Process Command="vivado.bat" Owner="Felix" Host="DESKTOP-PAACOM8" Pid="29344" HostCore="12" HostMemory="016927088640"> | |||
<Process Command="vivado.bat" Owner="Felix" Host="DESKTOP-PAACOM8" Pid="7932" HostCore="12" HostMemory="016927088640"> | |||
</Process> | |||
</ProcessHandle> |
@@ -1,5 +1,5 @@ | |||
<?xml version="1.0" encoding="UTF-8"?> | |||
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1652273479" LaunchIncrCheckpoint="$PPRDIR/../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp"> | |||
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1652439174" LaunchIncrCheckpoint="$PPRDIR/../../../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp"> | |||
<File Type="PA-TCL" Name="regler.tcl"/> | |||
<File Type="RDS-PROPCONSTRS" Name="regler_drc_synth.rpt"/> | |||
<File Type="REPORTS-TCL" Name="regler_reports.tcl"/> | |||
@@ -32,6 +32,53 @@ | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/new/wendeTangente.vhd"> | |||
<FileInfo> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_pkg.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_pkg.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436402"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_float_types.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_float_types.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436395"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_generic_pkg.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436398"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_generic_pkg-body.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436400"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<Config> | |||
<Option Name="DesignMode" Val="RTL"/> | |||
<Option Name="TopModule" Val="regler"/> | |||
@@ -70,7 +117,7 @@ | |||
<Attr Name="AutoDcp" Val="1"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PPRDIR/../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp"> | |||
<File Path="$PPRDIR/../../../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp"> | |||
<FileInfo> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="implementation"/> |
@@ -1,5 +1,5 @@ | |||
version:1 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:33:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:38:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:31:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00 | |||
@@ -13,7 +13,7 @@ version:1 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:313037:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:313134:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00 | |||
@@ -28,4 +28,4 @@ version:1 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00 | |||
70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00 | |||
5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3035343861623234333065633433623139386531656634383534326531333964:506172656e742050412070726f6a656374204944:00 | |||
eof:4289439755 | |||
eof:83681024 |
@@ -4,7 +4,7 @@ | |||
set TIME_start [clock seconds] | |||
namespace eval ::optrace { | |||
variable script "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.tcl" | |||
variable script "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.tcl" | |||
variable category "vivado_synth" | |||
} | |||
@@ -70,21 +70,23 @@ proc create_report { reportName command } { | |||
} | |||
} | |||
OPTRACE "synth_1" START { ROLLUP_AUTO } | |||
set_param chipscope.maxJobs 3 | |||
set_msg_config -id {Common 17-41} -limit 10000000 | |||
OPTRACE "Creating in-memory project" START { } | |||
create_project -in_memory -part xc7z010clg400-1 | |||
set_param project.singleFileAddWarning.threshold 0 | |||
set_param project.compositeFile.enableAutoGeneration 0 | |||
set_param synth.vivado.isSynthRun true | |||
set_property webtalk.parent_dir C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/wt [current_project] | |||
set_property parent.project_path C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr [current_project] | |||
set_property webtalk.parent_dir C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/wt [current_project] | |||
set_property parent.project_path C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr [current_project] | |||
set_property default_lib xil_defaultlib [current_project] | |||
set_property target_language Verilog [current_project] | |||
set_property ip_output_repo c:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/ip [current_project] | |||
set_property ip_output_repo c:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.cache/ip [current_project] | |||
set_property ip_cache_permissions {read write} [current_project] | |||
OPTRACE "Creating in-memory project" END { } | |||
OPTRACE "Adding files" START { } | |||
read_vhdl -library xil_defaultlib C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd | |||
read_vhdl -library xil_defaultlib C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd | |||
OPTRACE "Adding files" END { } | |||
# Mark all dcp files as not used in implementation to prevent them from being | |||
# stitched into the results of this synthesis run. Any black boxes in the | |||
@@ -94,8 +96,8 @@ OPTRACE "Adding files" END { } | |||
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] { | |||
set_property used_in_implementation false $dcp | |||
} | |||
read_xdc C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc | |||
set_property used_in_implementation false [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
read_xdc C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc | |||
set_property used_in_implementation false [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
set_param ips.enableIPCacheLiteLoad 1 | |||
@@ -2,16 +2,16 @@ | |||
# Vivado v2021.2 (64-bit) | |||
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 | |||
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 | |||
# Start of session at: Wed May 11 14:51:23 2022 | |||
# Process ID: 15124 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1 | |||
# Start of session at: Fri May 13 12:52:57 2022 | |||
# Process ID: 2508 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1 | |||
# Command line: vivado.exe -log regler.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source regler.tcl | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.vds | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1\vivado.jou | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.vds | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1\vivado.jou | |||
# Running On: DESKTOP-PAACOM8, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16927 MB | |||
#----------------------------------------------------------- | |||
source regler.tcl -notrace | |||
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.617 ; gain = 8.895 | |||
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.457 ; gain = 7.594 | |||
Command: read_checkpoint -auto_incremental -incremental C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp | |||
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp for incremental synthesis | |||
INFO: [Vivado 12-7989] Please ensure there are no constraint changes | |||
@@ -24,62 +24,62 @@ WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis b | |||
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate} | |||
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. | |||
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes | |||
INFO: [Synth 8-7075] Helper process launched with PID 12736 | |||
INFO: [Synth 8-7075] Helper process launched with PID 12584 | |||
--------------------------------------------------------------------------------- | |||
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
INFO: [Synth 8-638] synthesizing module 'regler' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:95] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k2_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:96] | |||
INFO: [Synth 8-256] done synthesizing module 'regler' (1#1) [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
INFO: [Synth 8-638] synthesizing module 'regler' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:97] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k2_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:98] | |||
INFO: [Synth 8-256] done synthesizing module 'regler' (1#1) [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
--------------------------------------------------------------------------------- | |||
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Handling Custom Attributes | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
INFO: [Project 1-570] Preparing netlist for logic optimization | |||
Processing XDC Constraints | |||
Initializing timing engine | |||
Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
Finished Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regler_propImpl.xdc]. | |||
Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
Finished Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regler_propImpl.xdc]. | |||
Resolution: To avoid this warning, move constraints listed in [.Xil/regler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. | |||
Completed Processing XDC Constraints | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
INFO: [Project 1-111] Unisim Transformation Summary: | |||
No Unisim elements were transformed. | |||
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis | |||
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate} | |||
--------------------------------------------------------------------------------- | |||
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Loading Part and Timing Information | |||
--------------------------------------------------------------------------------- | |||
Loading part: xc7z010clg400-1 | |||
--------------------------------------------------------------------------------- | |||
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Applying 'set_property' XDC Constraints | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start RTL Component Statistics | |||
@@ -113,25 +113,25 @@ Start Cross Boundary and Area Optimization | |||
--------------------------------------------------------------------------------- | |||
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met | |||
--------------------------------------------------------------------------------- | |||
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Applying XDC Timing Constraints | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Timing Optimization | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Technology Mapping | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1262.070 ; gain = 0.453 | |||
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start IO Insertion | |||
@@ -149,37 +149,37 @@ Start Final Netlist Cleanup | |||
Finished Final Netlist Cleanup | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Renaming Generated Instances | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Rebuilding User Hierarchy | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Renaming Generated Ports | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Handling Custom Attributes | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Renaming Generated Nets | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Writing Synthesis Report | |||
@@ -208,18 +208,18 @@ Report Cell Usage: | |||
|11 |OBUF | 32| | |||
+------+-------+------+ | |||
--------------------------------------------------------------------------------- | |||
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings. | |||
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
INFO: [Project 1-571] Translating synthesized netlist | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1284.461 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1286.504 ; gain = 0.000 | |||
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement | |||
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds | |||
INFO: [Project 1-570] Preparing netlist for logic optimization | |||
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.609 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.160 ; gain = 0.000 | |||
INFO: [Project 1-111] Unisim Transformation Summary: | |||
No Unisim elements were transformed. | |||
@@ -227,7 +227,7 @@ Synth Design complete, checksum: 235c9ea4 | |||
INFO: [Common 17-83] Releasing license: Synthesis | |||
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered. | |||
synth_design completed successfully | |||
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1294.609 ; gain = 32.992 | |||
INFO: [Common 17-1381] The checkpoint 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.dcp' has been generated. | |||
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1290.160 ; gain = 29.703 | |||
INFO: [Common 17-1381] The checkpoint 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.dcp' has been generated. | |||
INFO: [runtcl-4] Executing : report_utilization -file regler_utilization_synth.rpt -pb regler_utilization_synth.pb | |||
INFO: [Common 17-206] Exiting Vivado at Wed May 11 14:52:19 2022... | |||
INFO: [Common 17-206] Exiting Vivado at Fri May 13 12:53:45 2022... |
@@ -1,7 +1,7 @@ | |||
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved. | |||
------------------------------------------------------------------------------------------------------- | |||
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021 | |||
| Date : Wed May 11 14:52:19 2022 | |||
| Date : Fri May 13 12:53:45 2022 | |||
| Host : DESKTOP-PAACOM8 running 64-bit major release (build 9200) | |||
| Command : report_utilization -file regler_utilization_synth.rpt -pb regler_utilization_synth.pb | |||
| Design : regler |
@@ -10,7 +10,7 @@ | |||
** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved. | |||
source regler.tcl -notrace | |||
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.617 ; gain = 8.895 | |||
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.457 ; gain = 7.594 | |||
Command: read_checkpoint -auto_incremental -incremental C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp | |||
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp for incremental synthesis | |||
INFO: [Vivado 12-7989] Please ensure there are no constraint changes | |||
@@ -23,62 +23,62 @@ WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis b | |||
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate} | |||
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. | |||
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes | |||
INFO: [Synth 8-7075] Helper process launched with PID 12736 | |||
INFO: [Synth 8-7075] Helper process launched with PID 12584 | |||
--------------------------------------------------------------------------------- | |||
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
INFO: [Synth 8-638] synthesizing module 'regler' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:95] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k2_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:96] | |||
INFO: [Synth 8-256] done synthesizing module 'regler' (1#1) [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
INFO: [Synth 8-638] synthesizing module 'regler' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:97] | |||
WARNING: [Synth 8-6014] Unused sequential element e_k2_reg was removed. [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:98] | |||
INFO: [Synth 8-256] done synthesizing module 'regler' (1#1) [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:43] | |||
--------------------------------------------------------------------------------- | |||
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Handling Custom Attributes | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
INFO: [Project 1-570] Preparing netlist for logic optimization | |||
Processing XDC Constraints | |||
Initializing timing engine | |||
Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
Finished Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regler_propImpl.xdc]. | |||
Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
Finished Parsing XDC File [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc] | |||
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regler_propImpl.xdc]. | |||
Resolution: To avoid this warning, move constraints listed in [.Xil/regler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. | |||
Completed Processing XDC Constraints | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
INFO: [Project 1-111] Unisim Transformation Summary: | |||
No Unisim elements were transformed. | |||
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis | |||
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate} | |||
--------------------------------------------------------------------------------- | |||
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Loading Part and Timing Information | |||
--------------------------------------------------------------------------------- | |||
Loading part: xc7z010clg400-1 | |||
--------------------------------------------------------------------------------- | |||
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Applying 'set_property' XDC Constraints | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start RTL Component Statistics | |||
@@ -112,25 +112,25 @@ Start Cross Boundary and Area Optimization | |||
--------------------------------------------------------------------------------- | |||
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met | |||
--------------------------------------------------------------------------------- | |||
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Applying XDC Timing Constraints | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Timing Optimization | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1261.617 ; gain = 0.000 | |||
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Technology Mapping | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1262.070 ; gain = 0.453 | |||
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1260.457 ; gain = 0.000 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start IO Insertion | |||
@@ -148,37 +148,37 @@ Start Final Netlist Cleanup | |||
Finished Final Netlist Cleanup | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Renaming Generated Instances | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Rebuilding User Hierarchy | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Renaming Generated Ports | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Handling Custom Attributes | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Renaming Generated Nets | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
--------------------------------------------------------------------------------- | |||
Start Writing Synthesis Report | |||
@@ -207,18 +207,18 @@ Report Cell Usage: | |||
|11 |OBUF | 32| | |||
+------+-------+------+ | |||
--------------------------------------------------------------------------------- | |||
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
--------------------------------------------------------------------------------- | |||
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings. | |||
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1275.852 ; gain = 14.234 | |||
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1274.391 ; gain = 13.934 | |||
INFO: [Project 1-571] Translating synthesized netlist | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1284.461 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1286.504 ; gain = 0.000 | |||
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement | |||
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds | |||
INFO: [Project 1-570] Preparing netlist for logic optimization | |||
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.609 ; gain = 0.000 | |||
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.160 ; gain = 0.000 | |||
INFO: [Project 1-111] Unisim Transformation Summary: | |||
No Unisim elements were transformed. | |||
@@ -226,7 +226,7 @@ Synth Design complete, checksum: 235c9ea4 | |||
INFO: [Common 17-83] Releasing license: Synthesis | |||
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered. | |||
synth_design completed successfully | |||
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1294.609 ; gain = 32.992 | |||
INFO: [Common 17-1381] The checkpoint 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.dcp' has been generated. | |||
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1290.160 ; gain = 29.703 | |||
INFO: [Common 17-1381] The checkpoint 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.dcp' has been generated. | |||
INFO: [runtcl-4] Executing : report_utilization -file regler_utilization_synth.rpt -pb regler_utilization_synth.pb | |||
INFO: [Common 17-206] Exiting Vivado at Wed May 11 14:52:19 2022... | |||
INFO: [Common 17-206] Exiting Vivado at Fri May 13 12:53:45 2022... |
@@ -24,7 +24,7 @@ else | |||
fi | |||
export LD_LIBRARY_PATH | |||
HD_PWD='C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1' | |||
HD_PWD='C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1' | |||
cd "$HD_PWD" | |||
HD_LOG=runme.log |
@@ -2,12 +2,12 @@ | |||
# Vivado v2021.2 (64-bit) | |||
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 | |||
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 | |||
# Start of session at: Wed May 11 14:51:23 2022 | |||
# Process ID: 15124 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1 | |||
# Start of session at: Fri May 13 12:52:57 2022 | |||
# Process ID: 2508 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1 | |||
# Command line: vivado.exe -log regler.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source regler.tcl | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.vds | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1\vivado.jou | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.vds | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1\vivado.jou | |||
# Running On: DESKTOP-PAACOM8, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16927 MB | |||
#----------------------------------------------------------- | |||
source regler.tcl -notrace |
@@ -6,7 +6,7 @@ REM Filename : compile.bat | |||
REM Simulator : Xilinx Vivado Simulator | |||
REM Description : Script for compiling the simulation design source files | |||
REM | |||
REM Generated by Vivado on Wed May 11 14:53:11 +0200 2022 | |||
REM Generated by Vivado on Fri May 13 12:56:52 +0200 2022 | |||
REM SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 | |||
REM | |||
REM IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 |
@@ -1,2 +1,2 @@ | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'regler' | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'pwm_test_db' |
@@ -6,7 +6,7 @@ REM Filename : elaborate.bat | |||
REM Simulator : Xilinx Vivado Simulator | |||
REM Description : Script for elaborating the compiled design | |||
REM | |||
REM Generated by Vivado on Wed May 11 14:53:14 +0200 2022 | |||
REM Generated by Vivado on Fri May 13 12:56:53 +0200 2022 | |||
REM SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 | |||
REM | |||
REM IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 | |||
@@ -15,8 +15,8 @@ REM usage: elaborate.bat | |||
REM | |||
REM **************************************************************************** | |||
REM elaborate design | |||
echo "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log" | |||
call xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log | |||
echo "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log" | |||
call xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log | |||
if "%errorlevel%"=="0" goto SUCCESS | |||
if "%errorlevel%"=="1" goto END | |||
:END |
@@ -1,11 +1,11 @@ | |||
Vivado Simulator v2021.2 | |||
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved. | |||
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log | |||
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log | |||
Using 2 slave threads. | |||
Starting static elaboration | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:62] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:63] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:64] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:62] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:63] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:64] | |||
Completed static elaboration | |||
Starting simulation data flow analysis | |||
Completed simulation data flow analysis | |||
@@ -13,7 +13,12 @@ Time Resolution for simulation is 1ps | |||
Compiling package std.standard | |||
Compiling package std.textio | |||
Compiling package ieee.std_logic_1164 | |||
Compiling package ieee.numeric_std | |||
Compiling package ieee.fixed_float_types | |||
Compiling package ieee.fixed_pkg | |||
Compiling package ieee.math_real | |||
Compiling architecture behavioral of entity xil_defaultlib.regler [regler_default] | |||
Compiling architecture behavioral of entity xil_defaultlib.pt1 [pt1_default] | |||
Compiling architecture behavioral of entity xil_defaultlib.wendeTangente [wendetangente_default] | |||
Compiling architecture behavioral of entity xil_defaultlib.pwm_test_db | |||
Built simulation snapshot pwm_test_db_behav |
@@ -6,7 +6,7 @@ REM Filename : simulate.bat | |||
REM Simulator : Xilinx Vivado Simulator | |||
REM Description : Script for simulating the design by launching the simulator | |||
REM | |||
REM Generated by Vivado on Wed May 11 14:53:17 +0200 2022 | |||
REM Generated by Vivado on Fri May 13 12:56:57 +0200 2022 | |||
REM SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 | |||
REM | |||
REM IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 | |||
@@ -15,8 +15,8 @@ REM usage: simulate.bat | |||
REM | |||
REM **************************************************************************** | |||
REM simulate design | |||
echo "xsim pwm_test_db_behav -key {Behavioral:sim_1:Functional:pwm_test_db} -tclbatch pwm_test_db.tcl -view C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg -log simulate.log" | |||
call xsim pwm_test_db_behav -key {Behavioral:sim_1:Functional:pwm_test_db} -tclbatch pwm_test_db.tcl -view C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg -log simulate.log | |||
echo "xsim pwm_test_db_behav -key {Behavioral:sim_1:Functional:pwm_test_db} -tclbatch pwm_test_db.tcl -view C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg -log simulate.log" | |||
call xsim pwm_test_db_behav -key {Behavioral:sim_1:Functional:pwm_test_db} -tclbatch pwm_test_db.tcl -view C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg -log simulate.log | |||
if "%errorlevel%"=="0" goto SUCCESS | |||
if "%errorlevel%"=="1" goto END | |||
:END |
@@ -1 +0,0 @@ | |||
Time resolution is 1 ps |
@@ -1 +1 @@ | |||
--incr --debug "typical" --relax --mt "2" -L "xil_defaultlib" -L "secureip" -L "xpm" --snapshot "pwm_test_db_behav" "xil_defaultlib.pwm_test_db" -log "elaborate.log" | |||
--incr --debug "typical" --relax --mt "2" -L "xil_defaultlib" -L "ieee_proposed" -L "secureip" -L "xpm" --snapshot "pwm_test_db_behav" "xil_defaultlib.pwm_test_db" -log "elaborate.log" |
@@ -54,20 +54,21 @@ | |||
#endif | |||
typedef void (*funcp)(char *, char *); | |||
extern int main(int, char**); | |||
IKI_DLLESPEC extern void execute_13(char*, char *); | |||
IKI_DLLESPEC extern void execute_14(char*, char *); | |||
IKI_DLLESPEC extern void execute_10(char*, char *); | |||
IKI_DLLESPEC extern void execute_12(char*, char *); | |||
IKI_DLLESPEC extern void execute_51(char*, char *); | |||
IKI_DLLESPEC extern void execute_52(char*, char *); | |||
IKI_DLLESPEC extern void execute_46(char*, char *); | |||
IKI_DLLESPEC extern void execute_48(char*, char *); | |||
IKI_DLLESPEC extern void execute_50(char*, char *); | |||
IKI_DLLESPEC extern void transaction_0(char*, char*, unsigned, unsigned, unsigned); | |||
IKI_DLLESPEC extern void vhdl_transfunc_eventcallback(char*, char*, unsigned, unsigned, unsigned, char *); | |||
funcp funcTab[6] = {(funcp)execute_13, (funcp)execute_14, (funcp)execute_10, (funcp)execute_12, (funcp)transaction_0, (funcp)vhdl_transfunc_eventcallback}; | |||
const int NumRelocateId= 6; | |||
funcp funcTab[7] = {(funcp)execute_51, (funcp)execute_52, (funcp)execute_46, (funcp)execute_48, (funcp)execute_50, (funcp)transaction_0, (funcp)vhdl_transfunc_eventcallback}; | |||
const int NumRelocateId= 7; | |||
void relocate(char *dp) | |||
{ | |||
iki_relocate(dp, "xsim.dir/pwm_test_db_behav/xsim.reloc", (void **)funcTab, 6); | |||
iki_vhdl_file_variable_register(dp + 5864); | |||
iki_vhdl_file_variable_register(dp + 5920); | |||
iki_relocate(dp, "xsim.dir/pwm_test_db_behav/xsim.reloc", (void **)funcTab, 7); | |||
iki_vhdl_file_variable_register(dp + 6536); | |||
iki_vhdl_file_variable_register(dp + 6592); | |||
/*Populate the transaction function pointer field in the whole net structure */ |
@@ -1,8 +1,8 @@ | |||
{ | |||
crc : 4299248977330252882 , | |||
crc : 2044015283218523224 , | |||
ccp_crc : 0 , | |||
cmdline : " --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db" , | |||
cmdline : " --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db" , | |||
buildDate : "Oct 19 2021" , | |||
buildTime : "03:16:22" , | |||
linkCmd : "C:\\Xilinx\\Vivado\\2021.2\\data\\..\\tps\\mingw\\6.2.0\\win64.o\\nt\\bin\\gcc.exe -Wa,-W -O -Wl,--stack,104857600 -o \"xsim.dir/pwm_test_db_behav/xsimk.exe\" \"xsim.dir/pwm_test_db_behav/obj/xsim_0.win64.obj\" \"xsim.dir/pwm_test_db_behav/obj/xsim_1.win64.obj\" -L\"C:\\Xilinx\\Vivado\\2021.2\\lib\\win64.o\" -lrdi_simulator_kernel -lrdi_simbridge_kernel" , |
@@ -28,7 +28,7 @@ VARIABLE_PROTOINST_FILTER=true | |||
SCOPE_NAME_COLUMN_WIDTH=157 | |||
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=75 | |||
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=75 | |||
OBJECT_NAME_COLUMN_WIDTH=156 | |||
OBJECT_NAME_COLUMN_WIDTH=75 | |||
OBJECT_VALUE_COLUMN_WIDTH=75 | |||
OBJECT_DATA_TYPE_COLUMN_WIDTH=75 | |||
PROCESS_NAME_COLUMN_WIDTH=75 |
@@ -1,7 +1,4 @@ | |||
Running: xsim.dir/pwm_test_db_behav/xsimk.exe -simmode gui -wdb pwm_test_db_behav.wdb -simrunnum 0 -socket 61498 | |||
Running: xsim.dir/pwm_test_db_behav/xsimk.exe -simmode gui -wdb pwm_test_db_behav.wdb -simrunnum 0 -socket 53693 | |||
Design successfully loaded | |||
Design Loading Memory Usage: 7260 KB (Peak: 7260 KB) | |||
Design Loading CPU Usage: 62 ms | |||
Simulation completed | |||
Simulation Memory Usage: 15764 KB (Peak: 15764 KB) | |||
Simulation CPU Usage: 1281 ms | |||
Design Loading Memory Usage: 7256 KB (Peak: 7256 KB) | |||
Design Loading CPU Usage: 15 ms |
@@ -2,6 +2,7 @@ | |||
2020.2 | |||
Oct 19 2021 | |||
03:16:22 | |||
C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd,1652272655,vhdl,,,,pwm_test_db,,,,,,,, | |||
C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pt1.vhd,1651498208,vhdl,,,,pt1,,,,,,,, | |||
C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd,1652273474,vhdl,,,,regler,,,,,,,, | |||
C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd,1652439407,vhdl2008,,,,pwm_test_db,,,,,,,, | |||
C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pt1.vhd,1651498208,vhdl,,,,pt1,,,,,,,, | |||
C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd,1652437038,vhdl,,,,regler,,,,,,,, | |||
C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd,1652437027,vhdl,,,,wendetangente,,,,,,,, |
@@ -1,2 +1,2 @@ | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'regler' | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'pwm_test_db' |
@@ -22,6 +22,12 @@ | |||
library IEEE; | |||
use IEEE.STD_LOGIC_1164.ALL; | |||
library ieee_proposed; | |||
use ieee_proposed.fixed_pkg.all; | |||
--use IEEE.STD_LOGIC_1164.ALL; | |||
-- Uncomment the following library declaration if using | |||
-- arithmetic functions with Signed or Unsigned values | |||
--use IEEE.NUMERIC_STD.ALL; | |||
@@ -50,6 +56,13 @@ component pt1 is | |||
y : inout integer); | |||
end component; | |||
component wendeTangente is | |||
Port ( a : in sfixed (7 downto -6); -- 14 Bit breit, 6 Nachkommastellen | |||
b : in sfixed (7 downto -6); | |||
c : out sfixed (7 downto -6)); | |||
end component; | |||
signal clk : std_logic := '0'; | |||
signal clk_100 : std_logic := '0'; | |||
@@ -59,6 +72,12 @@ signal y : integer := 0; | |||
signal cnt : integer := 0; | |||
signal risingEdge : std_logic := '0'; | |||
--wendetangenten test | |||
signal a : sfixed(7 downto -6) := to_sfixed (-3.125, 7, -6); | |||
signal b : sfixed(7 downto -6) := to_sfixed (5.1111, 7, -6); | |||
signal c : sfixed(7 downto -6); | |||
begin | |||
uut_regler: regler PORT MAP ( | |||
@@ -74,6 +93,12 @@ uut_pt1: pt1 PORT MAP ( | |||
y => y | |||
); | |||
uutWendeTangente: wendeTangente PORT MAP( | |||
a => a, | |||
b => b, | |||
c => c | |||
); | |||
--generate clock | |||
clk <= not clk after 5 us; | |||
@@ -91,6 +116,7 @@ begin | |||
cnt <= cnt+1; | |||
risingEdge <= '1'; | |||
clk_100 <= '0'; | |||
a <= a + to_sfixed(1.111, 7, -6); | |||
end if; | |||
if clk = '0' then |
@@ -0,0 +1,61 @@ | |||
-- ----------------------------------------------------------------- | |||
-- | |||
-- Copyright 2019 IEEE P1076 WG Authors | |||
-- | |||
-- See the LICENSE file distributed with this work for copyright and | |||
-- licensing information and the AUTHORS file. | |||
-- | |||
-- This file to you under the Apache License, Version 2.0 (the "License"). | |||
-- You may obtain a copy of the License at | |||
-- | |||
-- http://www.apache.org/licenses/LICENSE-2.0 | |||
-- | |||
-- Unless required by applicable law or agreed to in writing, software | |||
-- distributed under the License is distributed on an "AS IS" BASIS, | |||
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or | |||
-- implied. See the License for the specific language governing | |||
-- permissions and limitations under the License. | |||
-- | |||
-- Title : Fixed Point and Floating Point types package | |||
-- | |||
-- Library : This package shall be compiled into a library | |||
-- symbolically named IEEE. | |||
-- | |||
-- Developers: Accellera VHDL-TC and IEEE P1076 Working Group | |||
-- | |||
-- Purpose : Definitions for use in fixed point and floating point | |||
-- arithmetic packages | |||
-- | |||
-- Note : This package may be modified to include additional data | |||
-- : required by tools, but it must in no way change the | |||
-- : external interfaces or simulation behavior of the | |||
-- : description. It is permissible to add comments and/or | |||
-- : attributes to the package declarations, but not to change | |||
-- : or delete any original lines of the package declaration. | |||
-- : The package body may be changed only in accordance with | |||
-- : the terms of Clause 16 of this standard. | |||
-- : | |||
-- -------------------------------------------------------------------- | |||
-- $Revision: 1220 $ | |||
-- $Date: 2008-04-10 17:16:09 +0930 (Thu, 10 Apr 2008) $ | |||
-- -------------------------------------------------------------------- | |||
package fixed_float_types is | |||
-- Types used for generics of fixed_generic_pkg | |||
type fixed_round_style_type is (fixed_round, fixed_truncate); | |||
type fixed_overflow_style_type is (fixed_saturate, fixed_wrap); | |||
-- Type used for generics of float_generic_pkg | |||
-- These are the same as the C FE_TONEAREST, FE_UPWARD, FE_DOWNWARD, | |||
-- and FE_TOWARDZERO floating point rounding macros. | |||
type round_type is (round_nearest, -- Default, nearest LSB '0' | |||
round_inf, -- Round toward positive infinity | |||
round_neginf, -- Round toward negative infinity | |||
round_zero); -- Round toward zero (truncate) | |||
end package fixed_float_types; |
@@ -0,0 +1,52 @@ | |||
-- ----------------------------------------------------------------- | |||
-- | |||
-- Copyright 2019 IEEE P1076 WG Authors | |||
-- | |||
-- See the LICENSE file distributed with this work for copyright and | |||
-- licensing information and the AUTHORS file. | |||
-- | |||
-- This file to you under the Apache License, Version 2.0 (the "License"). | |||
-- You may obtain a copy of the License at | |||
-- | |||
-- http://www.apache.org/licenses/LICENSE-2.0 | |||
-- | |||
-- Unless required by applicable law or agreed to in writing, software | |||
-- distributed under the License is distributed on an "AS IS" BASIS, | |||
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or | |||
-- implied. See the License for the specific language governing | |||
-- permissions and limitations under the License. | |||
-- | |||
-- | |||
-- Title : Fixed-point package (Instantiated package declaration) | |||
-- : | |||
-- Library : This package shall be compiled into a library | |||
-- : symbolically named IEEE. | |||
-- : | |||
-- Developers: Accellera VHDL-TC and IEEE P1076 Working Group | |||
-- : | |||
-- Purpose : This packages defines basic binary fixed point | |||
-- : arithmetic functions | |||
-- : | |||
-- Note : This package may be modified to include additional data | |||
-- : required by tools, but it must in no way change the | |||
-- : external interfaces or simulation behavior of the | |||
-- : description. It is permissible to add comments and/or | |||
-- : attributes to the package declarations, but not to change | |||
-- : or delete any original lines of the package declaration. | |||
-- : The package body may be changed only in accordance with | |||
-- : the terms of Clause 16 of this standard. | |||
-- : | |||
-- -------------------------------------------------------------------- | |||
-- $Revision: 1220 $ | |||
-- $Date: 2008-04-10 17:16:09 +0930 (Thu, 10 Apr 2008) $ | |||
-- -------------------------------------------------------------------- | |||
library IEEE; | |||
package fixed_pkg is new IEEE.fixed_generic_pkg | |||
generic map ( | |||
fixed_round_style => IEEE.fixed_float_types.fixed_round, | |||
fixed_overflow_style => IEEE.fixed_float_types.fixed_saturate, | |||
fixed_guard_bits => 3, | |||
no_warning => false | |||
); |
@@ -75,6 +75,8 @@ signal e_k2 : integer := 0; -- vorletzte "" | |||
--signal x : integer := 0; -- Ausgangssignal Strecke -> Stellgröße | |||
begin | |||
@@ -0,0 +1,61 @@ | |||
---------------------------------------------------------------------------------- | |||
-- Company: | |||
-- Engineer: | |||
-- | |||
-- Create Date: 13.05.2022 11:46:14 | |||
-- Design Name: | |||
-- Module Name: wendeTangente - Behavioral | |||
-- Project Name: | |||
-- Target Devices: | |||
-- Tool Versions: | |||
-- Description: | |||
-- | |||
-- Dependencies: | |||
-- | |||
-- Revision: | |||
-- Revision 0.01 - File Created | |||
-- Additional Comments: | |||
-- | |||
---------------------------------------------------------------------------------- | |||
library IEEE; | |||
use IEEE.STD_LOGIC_1164.ALL; | |||
library ieee_proposed; | |||
use ieee_proposed.fixed_pkg.all; | |||
-- Uncomment the following library declaration if using | |||
-- arithmetic functions with Signed or Unsigned values | |||
--use IEEE.NUMERIC_STD.ALL; | |||
-- Uncomment the following library declaration if instantiating | |||
-- any Xilinx leaf cells in this code. | |||
--library UNISIM; | |||
--use UNISIM.VComponents.all; | |||
entity wendeTangente is | |||
Port ( a : in sfixed (7 downto -6); -- 14 Bit breit, 6 Nachkommastellen | |||
b : in sfixed (7 downto -6); | |||
c : out sfixed (7 downto -6)); | |||
end wendeTangente; | |||
architecture Behavioral of wendeTangente is | |||
--signal a, b, c : sfixed (7 downto -6); -- 14 Bit breit, 6 Nachkommastellen | |||
begin | |||
process(a,b) | |||
begin | |||
c <= a+b; | |||
end process; | |||
end Behavioral; |
@@ -3,7 +3,7 @@ | |||
<!-- --> | |||
<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved. --> | |||
<Project Version="7" Minor="56" Path="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr"> | |||
<Project Version="7" Minor="56" Path="C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr"> | |||
<DefaultLaunch Dir="$PRUNDIR"/> | |||
<Configuration> | |||
<Option Name="Id" Val="0548ab2430ec43b198e1ef48542e139d"/> | |||
@@ -56,7 +56,7 @@ | |||
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> | |||
<Option Name="EnableBDX" Val="FALSE"/> | |||
<Option Name="DSABoardId" Val="zybo-z7-10"/> | |||
<Option Name="WTXSimLaunchSim" Val="108"/> | |||
<Option Name="WTXSimLaunchSim" Val="116"/> | |||
<Option Name="WTModelSimLaunchSim" Val="0"/> | |||
<Option Name="WTQuestaLaunchSim" Val="0"/> | |||
<Option Name="WTIesLaunchSim" Val="0"/> | |||
@@ -107,6 +107,53 @@ | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/new/wendeTangente.vhd"> | |||
<FileInfo> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_pkg.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_pkg.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436402"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_float_types.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_float_types.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436395"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_generic_pkg.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436398"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PSRCDIR/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl"> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="Library" Val="ieee_proposed"/> | |||
<Attr Name="AutoDisabled" Val="1"/> | |||
<Attr Name="ImportPath" Val="$PPRDIR/../../../../../Bibliotheken/fixedPoint/fixed_generic_pkg-body.vhdl"/> | |||
<Attr Name="ImportTime" Val="1652436400"/> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
</File> | |||
<Config> | |||
<Option Name="DesignMode" Val="RTL"/> | |||
<Option Name="TopModule" Val="regler"/> | |||
@@ -130,7 +177,7 @@ | |||
<FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1"> | |||
<Filter Type="Srcs"/> | |||
<File Path="$PSRCDIR/sim_1/new/pwm_test_db.vhd"> | |||
<FileInfo> | |||
<FileInfo SFType="VHDL2008"> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="simulation"/> | |||
</FileInfo> | |||
@@ -175,7 +222,7 @@ | |||
<Attr Name="AutoDcp" Val="1"/> | |||
</FileInfo> | |||
</File> | |||
<File Path="$PPRDIR/../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp"> | |||
<File Path="$PPRDIR/../../../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp"> | |||
<FileInfo> | |||
<Attr Name="UsedIn" Val="synthesis"/> | |||
<Attr Name="UsedIn" Val="implementation"/> | |||
@@ -207,7 +254,7 @@ | |||
</Simulator> | |||
</Simulators> | |||
<Runs Version="1" Minor="15"> | |||
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PPRDIR/../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1"> | |||
<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PPRDIR/../../../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1"> | |||
<Strategy Version="1" Minor="2"> | |||
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/> | |||
<Step Id="synth_design"/> | |||
@@ -217,7 +264,7 @@ | |||
<Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/> | |||
<RQSFiles/> | |||
</Run> | |||
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/impl_1"> | |||
<Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/impl_1"> | |||
<Strategy Version="1" Minor="2"> | |||
<StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/> | |||
<Step Id="init_design"/> |
@@ -11,14 +11,14 @@ | |||
</db_ref_list> | |||
<zoom_setting> | |||
<ZoomStartTime time="0.000000000 ms"></ZoomStartTime> | |||
<ZoomEndTime time="1,500.000000001 ms"></ZoomEndTime> | |||
<Cursor1Time time="55.995000000 ms"></Cursor1Time> | |||
<ZoomEndTime time="2,416.176243694 ms"></ZoomEndTime> | |||
<Cursor1Time time="0.000000000 ms"></Cursor1Time> | |||
</zoom_setting> | |||
<column_width_setting> | |||
<NameColumnWidth column_width="136"></NameColumnWidth> | |||
<ValueColumnWidth column_width="90"></ValueColumnWidth> | |||
<ValueColumnWidth column_width="82"></ValueColumnWidth> | |||
</column_width_setting> | |||
<WVObjectSize size="5" /> | |||
<WVObjectSize size="8" /> | |||
<wvobject fp_name="/pwm_test_db/clk" type="logic"> | |||
<obj_property name="ElementShortName">clk</obj_property> | |||
<obj_property name="ObjectShortName">clk</obj_property> | |||
@@ -33,9 +33,9 @@ | |||
<obj_property name="ElementShortName">y</obj_property> | |||
<obj_property name="ObjectShortName">y</obj_property> | |||
<obj_property name="WaveformStyle">STYLE_ANALOG</obj_property> | |||
<obj_property name="AnalogYRangeType">ANALOG_YRANGETYPE_AUTO</obj_property> | |||
<obj_property name="AnalogYRangeMin">2951310000.000000</obj_property> | |||
<obj_property name="AnalogYRRangeMax">3249430000.000000</obj_property> | |||
<obj_property name="AnalogYRangeType">ANALOG_YRANGETYPE_FIXED</obj_property> | |||
<obj_property name="AnalogYRangeMin">0</obj_property> | |||
<obj_property name="AnalogYRRangeMax">0</obj_property> | |||
<obj_property name="CustomSignalColor">#00FF00</obj_property> | |||
<obj_property name="UseCustomSignalColor">true</obj_property> | |||
<obj_property name="CellHeight">150</obj_property> | |||
@@ -52,4 +52,28 @@ | |||
<obj_property name="ElementShortName">cnt</obj_property> | |||
<obj_property name="ObjectShortName">cnt</obj_property> | |||
</wvobject> | |||
<wvobject fp_name="/pwm_test_db/uutWendeTangente/a" type="array"> | |||
<obj_property name="ElementShortName">a[7:-6]</obj_property> | |||
<obj_property name="ObjectShortName">a[7:-6]</obj_property> | |||
<obj_property name="Radix">REALRADIX</obj_property> | |||
<obj_property name="radix_realType">SIGNEDFIXEDPOINTRADIX</obj_property> | |||
<obj_property name="radix_fractionWidth">28</obj_property> | |||
<obj_property name="radix_otherWidth">0</obj_property> | |||
</wvobject> | |||
<wvobject fp_name="/pwm_test_db/uutWendeTangente/b" type="array"> | |||
<obj_property name="ElementShortName">b[7:-6]</obj_property> | |||
<obj_property name="ObjectShortName">b[7:-6]</obj_property> | |||
<obj_property name="Radix">REALRADIX</obj_property> | |||
<obj_property name="radix_realType">SIGNEDFIXEDPOINTRADIX</obj_property> | |||
<obj_property name="radix_fractionWidth">28</obj_property> | |||
<obj_property name="radix_otherWidth">0</obj_property> | |||
</wvobject> | |||
<wvobject fp_name="/pwm_test_db/uutWendeTangente/c" type="array"> | |||
<obj_property name="ElementShortName">c[7:-6]</obj_property> | |||
<obj_property name="ObjectShortName">c[7:-6]</obj_property> | |||
<obj_property name="Radix">REALRADIX</obj_property> | |||
<obj_property name="radix_realType">SIGNEDFIXEDPOINTRADIX</obj_property> | |||
<obj_property name="radix_fractionWidth">28</obj_property> | |||
<obj_property name="radix_otherWidth">0</obj_property> | |||
</wvobject> | |||
</wave_config> |
@@ -2,39 +2,78 @@ | |||
# Vivado v2021.2 (64-bit) | |||
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 | |||
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 | |||
# Start of session at: Wed May 11 13:29:39 2022 | |||
# Process ID: 16520 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim | |||
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13076 C:\Users\Felix\OneDrive\Master\Projektarbeit_FPGA\Programme\StreckenSim_mitRegler\StreckeSim_counter_working\StreckeSim\Coraz7_Test.xpr | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado.log | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim\vivado.jou | |||
# Start of session at: Fri May 13 11:33:33 2022 | |||
# Process ID: 5492 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim | |||
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14532 C:\Users\Felix\OneDrive\Master\Projektarbeit_FPGA\Programme\Git_Projekte\FPGA_Projekt_Regler\StreckenSim_mitRegler\StreckeSim_counter_working\StreckeSim\Coraz7_Test.xpr | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado.log | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim\vivado.jou | |||
# Running On: DESKTOP-PAACOM8, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16927 MB | |||
#----------------------------------------------------------start_gui | |||
open_project C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr | |||
r | |||
#----------------------------------------------------------- | |||
start_gui | |||
open_project C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr | |||
update_compile_order -fileset sources_1 | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
source pwm_test_db.tcl | |||
reset_run synth_1 | |||
launch_runs synth_1 -jobs 6 | |||
wait_on_run synth_1 | |||
close_sim | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
source pwm_test_db.tcl | |||
launch_runs impl_1 -jobs 6 | |||
wait_on_run impl_1 | |||
close [ open C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd w ] | |||
add_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd | |||
update_compile_order -fileset sources_1 | |||
open_bd_design {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/bd/design_1/design_1.bd} | |||
import_files -norecurse {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_pkg.vhdl C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_float_types.vhdl C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_generic_pkg.vhdl C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_generic_pkg-body.vhdl} | |||
update_compile_order -fileset sources_1 | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_float_types.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_float_types.vhdl] | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_pkg.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_pkg.vhdl] | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl] | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl] | |||
reset_run synth_1 | |||
launch_runs synth_1 -jobs 6 | |||
wait_on_run synth_1 | |||
launch_runs impl_1 -jobs 6 | |||
wait_on_run impl_1 | |||
open_bd_design {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/bd/design_1/design_1.bd} | |||
reset_run synth_1 | |||
launch_runs synth_1 -jobs 6 | |||
wait_on_run synth_1 | |||
launch_simulation | |||
launch_simulation | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd] | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
source pwm_test_db.tcl | |||
current_wave_config {pwm_test_db_func_synth.wcfg} | |||
add_wave {{/pwm_test_db/uutWendeTangente/a}} | |||
current_wave_config {pwm_test_db_func_synth.wcfg} | |||
add_wave {{/pwm_test_db/uutWendeTangente/b}} | |||
current_wave_config {pwm_test_db_func_synth.wcfg} | |||
add_wave {{/pwm_test_db/uutWendeTangente/c}} | |||
save_wave_config {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg} | |||
close_sim | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
source pwm_test_db.tcl | |||
add_bp {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd} 55 | |||
remove_bps -file {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd} -line 55 | |||
close_sim | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
source pwm_test_db.tcl | |||
close_sim | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
source pwm_test_db.tcl | |||
save_wave_config {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg} | |||
reset_run synth_1 | |||
launch_runs synth_1 -jobs 6 | |||
wait_on_run synth_1 | |||
close_sim | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
launch_simulation | |||
open_wave_config C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/pwm_test_db_func_synth.wcfg | |||
source pwm_test_db.tcl | |||
close_sim |
@@ -2,18 +2,18 @@ | |||
# Vivado v2021.2 (64-bit) | |||
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021 | |||
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021 | |||
# Start of session at: Wed May 11 13:29:39 2022 | |||
# Process ID: 16520 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim | |||
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13076 C:\Users\Felix\OneDrive\Master\Projektarbeit_FPGA\Programme\StreckenSim_mitRegler\StreckeSim_counter_working\StreckeSim\Coraz7_Test.xpr | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado.log | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim\vivado.jou | |||
# Start of session at: Fri May 13 11:33:33 2022 | |||
# Process ID: 5492 | |||
# Current directory: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim | |||
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14532 C:\Users\Felix\OneDrive\Master\Projektarbeit_FPGA\Programme\Git_Projekte\FPGA_Projekt_Regler\StreckenSim_mitRegler\StreckeSim_counter_working\StreckeSim\Coraz7_Test.xpr | |||
# Log file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/vivado.log | |||
# Journal file: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim\vivado.jou | |||
# Running On: DESKTOP-PAACOM8, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16927 MB | |||
#----------------------------------------------------------start_gui | |||
open_project C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr | |||
#----------------------------------------------------------- | |||
start_gui | |||
open_project C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.xpr | |||
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. | |||
Current project path is 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim' | |||
' | |||
Current project path is 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim' | |||
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available | |||
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available | |||
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available | |||
@@ -59,44 +59,352 @@ WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 avai | |||
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available | |||
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available | |||
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available | |||
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.gen/sources_1'. | |||
INFO: [BD 41-2613] The output directory c:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.gen/sources_1/bd/design_1 for design_1 cannot be found. | |||
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.gen/sources_1'. | |||
INFO: [BD 41-2613] The output directory c:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.gen/sources_1/bd/design_1 for design_1 cannot be found. | |||
Scanning sources... | |||
Finished scanning sources | |||
INFO: [IP_Flow 19-234] Refreshing IP repositories | |||
INFO: [IP_Flow 19-1704] No user IP repositories specified | |||
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'. | |||
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 1254.160 ; gain = 0.000 | |||
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 1580.359 ; gain = 0.000 | |||
update_compile_order -fileset sources_1 | |||
reset_run synth_1 | |||
INFO: [Project 1-1161] Replacing file C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp with file C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.dcp | |||
launch_runs synth_1 -jobs 6 | |||
[Fri May 13 11:34:46 2022] Launched synth_1... | |||
Run output will be captured here: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/runme.log | |||
launch_runs impl_1 -jobs 6 | |||
[Fri May 13 11:36:03 2022] Launched impl_1... | |||
Run output will be captured here: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/impl_1/runme.log | |||
close [ open C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd w ] | |||
add_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd | |||
update_compile_order -fileset sources_1 | |||
open_bd_design {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/bd/design_1/design_1.bd} | |||
Reading block design file <C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/bd/design_1/design_1.bd>... | |||
INFO: [Common 17-41] Interrupt caught. Command should exit soon. | |||
INFO: [Common 17-344] 'source' was cancelled | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl] | |||
- | |||
while executing | |||
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]" | |||
ERROR: [Ip 78-89] Error in evaluating command source init.tcl | |||
- | |||
while executing | |||
"source init.tcl" | |||
1 | |||
INFO: [BD 41-1808] Open Block Design has been cancelled. | |||
INFO: [Common 17-344] 'open_bd_design' was cancelled | |||
import_files -norecurse {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_pkg.vhdl C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_float_types.vhdl C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_generic_pkg.vhdl C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Bibliotheken/fixedPoint/fixed_generic_pkg-body.vhdl} | |||
update_compile_order -fileset sources_1 | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_float_types.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_float_types.vhdl] | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_pkg.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_pkg.vhdl] | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl] | |||
set_property file_type {VHDL 2008} [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl] | |||
set_property library ieee_proposed [get_files C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl] | |||
reset_run synth_1 | |||
INFO: [Project 1-1161] Replacing file C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp with file C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.dcp | |||
launch_runs synth_1 -jobs 6 | |||
[Fri May 13 12:17:21 2022] Launched synth_1... | |||
Run output will be captured here: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/runme.log | |||
launch_runs impl_1 -jobs 6 | |||
[Fri May 13 12:18:35 2022] Launched impl_1... | |||
Run output will be captured here: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/impl_1/runme.log | |||
open_bd_design {C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/bd/design_1/design_1.bd} | |||
Reading block design file <C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/bd/design_1/design_1.bd>... | |||
Successfully read diagram <design_1> from block design file <C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/bd/design_1/design_1.bd> | |||
reset_run synth_1 | |||
INFO: [Project 1-1161] Replacing file C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/utils_1/imports/synth_1/regler.dcp with file C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/regler.dcp | |||
launch_runs synth_1 -jobs 6 | |||
[Fri May 13 12:28:24 2022] Launched synth_1... | |||
Run output will be captured here: C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.runs/synth_1/runme.log | |||
launch_simulation | |||
Command: launch_simulation | |||
INFO: [Vivado 12-12493] Simulation top is 'pwm_test_db' | |||
WARNING: [Vivado 12-12986] Compiled library path does not exist: '' | |||
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
INFO: [SIM-utils-51] Simulation object is 'sim_1' | |||
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0' | |||
INFO: [USF-XSim-7] Finding pre-compiled libraries... | |||
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_test_db' in fileset 'sim_1'... | |||
INFO: [USF-XSim-97] Finding global include files... | |||
INFO: [USF-XSim-98] Fetching design files from 'sim_1'... | |||
INFO: [USF-XSim-2] XSim::Compile design | |||
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
"xvhdl --incr --relax -prj pwm_test_db_vhdl.prj" | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pt1.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'pt1' | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'regler' | |||
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_float_types.vhdl" into library ieee_proposed | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg.vhdl" into library ieee_proposed | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_generic_pkg-body.vhdl" into library ieee_proposed | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/imports/fixedPoint/fixed_pkg.vhdl" into library ieee_proposed | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/wendeTangente.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'wendeTangente' | |||
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sim_1/new/pwm_test_db.vhd" into library xil_defaultlib | |||
INFO: [VRFC 10-3107] analyzing entity 'pwm_test_db' | |||
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds | |||
INFO: [USF-XSim-3] XSim::Elaborate design | |||
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log" | |||
Vivado Simulator v2021.2 | |||
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved. | |||
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log | |||
Using 2 slave threads. | |||
Starting static elaboration | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:62] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:63] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:64] | |||
Completed static elaboration | |||
Starting simulation data flow analysis | |||
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received. | |||
Printing stacktrace... | |||
[0] (KiUserExceptionDispatcher+0x2e) [0x7ff9fff076fe] | |||
[1] (ISIMC::VhdlCompiler::elaborate+0x26ad) [0x7ff65f66946d] | |||
[2] (ISIMC::VhdlCompiler::saveParserDump+0x1300c) [0x7ff65f67e3fc] | |||
[3] (ISIMC::VhdlCompiler::saveParserDump+0xfd42) [0x7ff65f67b132] | |||
[4] (ISIMC::VhdlCompiler::saveParserDump+0xaaea) [0x7ff65f675eda] | |||
[5] (Verific::VhdlVisitor::TraverseArray+0x43) [0x7ff914b26443] | |||
[6] (Verific::VhdlVisitor::Visit+0x48) [0x7ff914b29088] | |||
[7] (ISIMC::VhdlCompiler::saveParserDump+0x9cce) [0x7ff65f6750be] | |||
[8] (ISIMC::VhdlCompiler::saveParserDump+0x9d42) [0x7ff65f675132] | |||
[9] (ISIMC::VhdlCompiler::saveParserDump+0x15d15) [0x7ff65f681105] | |||
[10] (ISIMC::VhdlCompiler::saveParserDump+0xb900) [0x7ff65f676cf0] | |||
[11] (ISIMC::VhdlCompiler::saveParserDump+0x15639) [0x7ff65f680a29] | |||
[12] (ISIMC::VhdlCompiler::buildSDG+0x1c5) [0x7ff65f6642d5] | |||
[13] [0x7ff65f3a24cf] | |||
[14] (boost::serialization::singleton_module::unlock+0x45f7) [0x7ff65f3b9457] | |||
[15] (boost::serialization::singleton_module::unlock+0x256e) [0x7ff65f3b73ce] | |||
[16] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x168481c) [0x7ff66102f31c] | |||
[17] (BaseThreadInitThunk+0x10) [0x7ff9febd54e0] | |||
Done | |||
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds | |||
INFO: [USF-XSim-99] Step results log file:'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.log' | |||
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.log' file for more information. | |||
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. | |||
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1580.359 ; gain = 0.000 | |||
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. | |||
launch_simulation | |||
Command: launch_simulation | |||
INFO: [Vivado 12-12493] Simulation top is 'pwm_test_db' | |||
WARNING: [Vivado 12-12986] Compiled library path does not exist: '' | |||
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
INFO: [SIM-utils-51] Simulation object is 'sim_1' | |||
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0' | |||
INFO: [USF-XSim-7] Finding pre-compiled libraries... | |||
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_test_db' in fileset 'sim_1'... | |||
INFO: [USF-XSim-97] Finding global include files... | |||
INFO: [USF-XSim-98] Fetching design files from 'sim_1'... | |||
INFO: [USF-XSim-2] XSim::Compile design | |||
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
"xvhdl --incr --relax -prj pwm_test_db_vhdl.prj" | |||
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds | |||
INFO: [USF-XSim-3] XSim::Elaborate design | |||
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim' | |||
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log" | |||
Vivado Simulator v2021.2 | |||
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved. | |||
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip -L xpm --snapshot pwm_test_db_behav xil_defaultlib.pwm_test_db -log elaborate.log | |||
Using 2 slave threads. | |||
Starting static elaboration | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:62] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:63] | |||
WARNING: [VRFC 10-3813] value in initialization depends on signal 'kr' [C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.srcs/sources_1/new/pwm_test.vhd:64] | |||
Completed static elaboration | |||
Starting simulation data flow analysis | |||
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received. | |||
Printing stacktrace... | |||
[0] (KiUserExceptionDispatcher+0x2e) [0x7ff9fff076fe] | |||
[1] (ISIMC::VhdlCompiler::elaborate+0x26ad) [0x7ff65f66946d] | |||
[2] (ISIMC::VhdlCompiler::saveParserDump+0x1300c) [0x7ff65f67e3fc] | |||
[3] (ISIMC::VhdlCompiler::saveParserDump+0xfd42) [0x7ff65f67b132] | |||
[4] (ISIMC::VhdlCompiler::saveParserDump+0xaaea) [0x7ff65f675eda] | |||
[5] (Verific::VhdlVisitor::TraverseArray+0x43) [0x7ff9180a6443] | |||
[6] (Verific::VhdlVisitor::Visit+0x48) [0x7ff9180a9088] | |||
[7] (ISIMC::VhdlCompiler::saveParserDump+0x9cce) [0x7ff65f6750be] | |||
[8] (ISIMC::VhdlCompiler::saveParserDump+0x9d42) [0x7ff65f675132] | |||
[9] (ISIMC::VhdlCompiler::saveParserDump+0x15d15) [0x7ff65f681105] | |||
[10] (ISIMC::VhdlCompiler::saveParserDump+0xb900) [0x7ff65f676cf0] | |||
[11] (ISIMC::VhdlCompiler::saveParserDump+0x15639) [0x7ff65f680a29] | |||
[12] (ISIMC::VhdlCompiler::buildSDG+0x1c5) [0x7ff65f6642d5] | |||
[13] [0x7ff65f3a24cf] | |||
[14] (boost::serialization::singleton_module::unlock+0x45f7) [0x7ff65f3b9457] | |||
[15] (boost::serialization::singleton_module::unlock+0x256e) [0x7ff65f3b73ce] | |||
[16] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x168481c) [0x7ff66102f31c] | |||
[17] (BaseThreadInitThunk+0x10) [0x7ff9febd54e0] | |||
Done | |||
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds | |||
INFO: [USF-XSim-99] Step results log file:'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/StreckeSim/Coraz7_Test.sim/sim_1/behav/xsim/elaborate.log' | |||
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Felix/OneDrive/Master/Projektarbeit_FPGA/Programme/Git_Projekte/FPGA_Projekt_Regler/StreckenSim_mitRegler/StreckeSim_counter_working/Strec |